| LTR | DESCRIPTION | DATE | APPROVED |
| :---: | :--- | :---: | :---: |
| A | Correct the operating temperature range in <br> section 1.3 and the pin out in section 1.2.2. - phn | $12-09-20$ | Thomas M. Hess |
|  |  |  |  |
|  |  |  |  |



1. SCOPE
1.1 Scope. This drawing documents the general requirements of a high performance low capacitance, low charge injection, $\pm 15 \mathrm{~V} /+12 \mathrm{~V}$ iCMOS quad SPST switches microcircuit, with an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

1.2.1 Device type(s).

Device type
01

Generic
ADG1212-EP

## Circuit function

Low capacitance, low charge injection, $\pm 15 \mathrm{~V} /+12 \mathrm{~V}$ iCMOS quad SPST switches
1.2.2 Case outline(s). The case outlines are as specified herein.

| Outline letter | Number of pins | JEDEC PUB 95 | Package style |
| :---: | :---: | :---: | :---: |
| X | 16 | JEDEC MO-153-AB | Lead thin Shrink Small Outline Package |

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:


A
B
C
D
E
Z

Material
Hot solder dip
Tin-lead plate
Gold plate
Palladium
Gold flash palladium
Other

### 1.3 Absolute maximum ratings. 1/

| $V_{D D}$ to $V_{S S}$ | 35 V |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +35 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -25 V |
| Analog inputs | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \quad \underline{2 /} \\ & \text { or } 30 \mathrm{~mA} \text { which ever occurs first } \end{aligned}$ |
| Digital inputs | GND -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \quad \underline{2} /$ or 30 mA which ever occurs first |
| Peak current, S or D | 100 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycles max) |
| Continuous current per channel, S or D | 25 mA |
| Operating temperature range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Junction temperature | $150^{\circ} \mathrm{C}$ |
| 16 lead TSSOP, $\theta_{\text {JA }}$ Thermal impedance (4 layer board) | $112^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead temperature, soldering .................................... | As per JEDEC J-STD 020 |

2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)
JEP95 - Registered and Standard Outlines for Semiconductor Devices
J-STD-020 - Joint IPC/JEDEC standard for moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices.
(Copies of these documents are available online at http:/www.jedec.org or from JEDEC - Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201.)

1/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
2/ Over voltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | A |

## 3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
A. Manufacturer's name, CAGE code, or logo
B. Pin 1 identifier
C. ESDS identification (optional)
3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and $C$ (if applicable) above.
3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
3.5 Diagrams.
3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.
3.5.3 Terminal function. The terminal function shall be as shown in figure 3.
3.5.4 Truth table. The truth table shall be as shown in figure 4.
3.5.5 Functional block diagram. The functional block diagram shall be as shown in figure 5 .
3.5.6 Off leakage. The off leakage shall be as shown in figure 6.
3.5.7 On leakage. The on leakage shall be as shown in figure 7.
3.5.8 Off Isolation. The Off isolation shall be as shown in figure 8.
3.5.9 Channel-to-channel crosstalk. The channel-to-channel crosstalk shall be as shown in figure 9 .
3.5.10 On Resistance. The on resistance shall be as shown in figure 10.
3.5.11 Bandwidth. The bandwidth shall be as shown in figure 11.
3.5.12 THD + Noise. The THD + Noise shall be as shown in figure 12.
3.5.13 Switching times. The switching times shall be as shown in figure 13.
3.5.14 Charge injection. The charge injection shall be as shown in figure 14.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | REV | A | PAGE 4 |

TABLE I. Electrical performance characteristics. 1/

| Test | Symbol | Conditions 2/ | Limits |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| Analog switch |  |  |  |  |  |  |  |  |  |
| Analog signal range |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {SS }}$ |  | V |
| On Resistance | Ron | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ <br> See Figure 10 | 120 TYP |  |  |  |  |  | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+13.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-13.5 \mathrm{~V}$ |  | 190 |  | 230 |  | 260 |  |
| On Resistance match between channel | $\Delta \mathrm{R}_{\text {ON }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ | 2.5 TYP |  |  |  |  |  |  |
|  |  |  |  | 6 |  | 10 |  | 11 |  |
| On Resistance flatness | $\mathrm{R}_{\text {FLAT(ON) }}$ | $\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V} / 0 \mathrm{~V} /+\mathrm{V} ; \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ | 20 TYP |  |  |  |  |  |  |
|  |  |  |  | 57 |  | 72 |  | 79 |  |
| Leakage currents ( $\left.\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V}\right)$ |  |  |  |  |  |  |  |  |  |
| Source off leakage | $\mathrm{I}_{\text {(Off) }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V}$ <br> See Figure 6 | $\pm 0.02$ TYP |  |  |  |  |  | nA |
|  |  |  |  | $\pm 0.1$ |  | $\pm 0.6$ |  | $\pm 1$ |  |
| Drain off leakage | ID (off) | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V}$ <br> See Figure 6 | $\pm 0.02$ TYP |  |  |  |  |  |  |
|  |  |  |  | $\pm 0.1$ |  | $\pm 0.6$ |  | $\pm 1$ |  |
| Channel on leakage | $\mathrm{I}_{\mathrm{D}}, \mathrm{IS}_{\text {(On) }}$ | $V_{S}=V_{D}= \pm 10 \mathrm{~V}$ <br> See Figure 7 | $\pm 0.02$ TYP |  |  |  |  |  |  |
|  |  |  |  | $\pm 0.1$ |  | $\pm 0.6$ |  | $\pm 1$ |  |
| Digital inputs |  |  |  |  |  |  |  |  |  |
| Input high voltage | VINH |  |  |  |  |  | 2.0 |  | V |
| Input low voltage | VINL |  |  |  |  |  |  | 0.8 |  |
| Input current | $\mathrm{I}_{\text {INL }}$ or $\mathrm{l}_{\text {INH }}$ |  | 0.005 TYP |  |  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| Digital input capacitance | $\mathrm{C}_{\text {IN }}$ |  | 2.5 |  |  |  |  |  | pF |
| Dynamic characteristics 3/ |  |  |  |  |  |  |  |  |  |
|  | ton | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} ; \text { See Figure } 13 \end{aligned}$ | 65 TYP |  |  |  |  |  | ns |
|  |  |  |  | 80 |  | 95 |  | 110 |  |
|  | toff | $\begin{aligned} & R_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} ; \text { See Figure } 13 \end{aligned}$ | 80 TYP |  |  |  |  |  |  |
|  |  |  |  | 100 |  | 115 |  | 135 |  |
| Charge injection |  | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF},$ see Figure 14 | -0.3 TYP |  |  |  |  |  | pC |
| Off isolation |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz},$ <br> See figure 8 | 80 TYP |  |  |  |  |  | dB |
| Channel to channel crosstalk |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz},$ <br> See figure 9 | 90 TYP |  |  |  |  |  |  |
| Total harmonic distortion <br> + Noise |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, 5 \mathrm{Vrms}, \mathrm{f}=20 \mathrm{~Hz} \text { to }$ 20 kHz , See figure 12 | 0.15 TYP |  |  |  |  |  | \% |
| -3 dB bandwidth |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF},$ <br> See Figure 11 | 1000 TYP |  |  |  |  |  | MHz |
|  | $\mathrm{C}_{\text {s(off) }}$ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 1.1 |  |  |  |  | pF |
|  | $\mathrm{C}_{\mathrm{D} \text { (off) }}$ |  |  | 1.2 |  |  |  |  |  |
|  | $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\text {S (On) }}$ |  |  | 3 |  |  |  |  |  |
| Power requirements ( $\left.\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V}\right)$ |  |  |  |  |  |  |  |  |  |
|  | IDD | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 0.001 TYP |  |  | 1.0 |  |  | $\mu \mathrm{A}$ |
|  | IDD | Digital inputs $=5 \mathrm{~V}$ | 220 TYP |  |  | 420 |  |  |  |
|  | Iss | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 0.001 TYP |  |  | 1.0 |  |  |  |
|  | Iss | Digital inputs $=5 \mathrm{~V}$ | 0.001 TYP |  |  | 1.0 |  |  |  |

See footnote at end of table.

## DLA LAND AND MARITIME COLUMBUS, OHIO

CODE IDENT NO.
16236
REV

TABLE I. Electrical performance characteristics - Continued. 1/

| Test | Symbol | Conditions 4/ | Limits |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $25^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| Analog switch |  |  |  |  |  |  |  |  |  |
| Analog signal range |  |  |  |  |  |  | 0 V to $\mathrm{V}_{\mathrm{DD}}$ |  | V |
| On Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ $\text { See Figure } 10$ | 300 TYP |  |  |  |  |  | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ |  | 475 |  | 567 |  | 625 |  |
| On Resistance match | $\Delta \mathrm{R}_{\text {ON }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to10 V , $\mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ | 4.5 TYP |  |  |  |  |  |  |
| between channel |  |  |  | 12 |  | 26 |  | 27 |  |
| On Resistance flatness | $\mathrm{R}_{\text {FLAT(ON) }}$ | $\mathrm{V}_{\mathrm{S}}=-3 \mathrm{~V} / 6 \mathrm{~V}, 9 \mathrm{~V} /+\mathrm{V}$; $\mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA}$ | 60 TYP |  |  |  |  |  |  |
| Leakage currents ( $\mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |  |
| Source off leakage | $\mathrm{I}_{\text {(Off) }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V}$ <br> See Figure 6 | $\pm 0.02$ TYP |  |  |  |  |  | nA |
|  |  |  |  | $\pm 0.1$ |  | $\pm 0.6$ |  | $\pm 1$ |  |
| Drain off leakage | $\mathrm{I}_{\mathrm{D} \text { (off) }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V}$ <br> See Figure 6 | $\pm 0.02$ TYP |  |  |  |  |  |  |
|  |  |  |  | $\pm 0.1$ |  | $\pm 0.6$ |  | $\pm 1$ |  |
| Channel on leakage | $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\text {S }}(\mathrm{On})$ | $V_{S}=V_{D}= \pm 10 \mathrm{~V}$ <br> See Figure 7 | $\pm 0.02$ TYP |  |  |  |  |  |  |
|  |  |  |  | $\pm 0.1$ |  | $\pm 0.6$ |  | $\pm 1$ |  |
| Digital inputs |  |  |  |  |  |  |  |  |  |
| Input high voltage | VINH |  |  |  |  |  | 2.0 |  | V |
| Input low voltage | $\mathrm{V}_{\text {INL }}$ |  |  |  |  |  |  | 0.8 |  |
| Input current | linL or $\mathrm{l}_{\text {INH }}$ |  | 0.001 TYP |  |  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| Digital input capacitance | $\mathrm{C}_{\text {IN }}$ |  | 3 TYP |  |  |  |  |  | pF |
| Dynamic characteristics 3/ |  |  |  |  |  |  |  |  |  |
|  | ton | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=8 \mathrm{~V} ; \text { See Figure } 13 \end{aligned}$ | 80 TYP |  |  |  |  |  | ns |
|  |  |  |  | 105 |  | 125 |  | 140 |  |
|  | $\mathrm{t}_{\text {OFF }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=8 \mathrm{~V} \text {; See Figure } 13 \end{aligned}$ | 90 TYP |  |  |  |  |  |  |
|  |  |  |  | 115 |  | 140 |  | 165 |  |
| Charge injection |  | $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF},$ <br> see Figure 14 | 0 TYP |  |  |  |  |  | pC |
| Off isolation |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz},$ <br> See figure 8 | 80 TYP |  |  |  |  |  | dB |
| Channel to channel crosstalk |  | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz},$ <br> See figure 9 | 90 TYP |  |  |  |  |  |  |
| -3 dB bandwidth |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF},$ <br> See Figure 11 | 900 TYP |  |  |  |  |  | MHz |
|  | $\mathrm{C}_{\text {s(off) }}$ | V S $=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 1.4 |  |  |  |  | pF |
|  | $\mathrm{C}_{\text {d(off) }}$ |  |  | 1.5 |  |  |  |  |  |
|  | $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}(\mathrm{On})$ |  |  | 3.9 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  | IDD | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 0.001 TYP |  |  1.0 |  |  |  | $\mu \mathrm{A}$ |
|  | Iss | Digital inputs $=5 \mathrm{~V}$ | 220 TYP |  |  | 420 |  |  |  |

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
2/ $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
3/ Guaranteed by design, not subject to production test.
4/ $\quad \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted

16236
REV A
Case X

$0^{\circ}-8^{\circ}$

DETAIL A


| Dimensions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Millimeters |  | Symbol | Millimeters |  |
|  | Min | Max |  | Min | Max |
| A |  | 1.20 | E | 4.30 | 4.50 |
| A1 | 0.05 | 0.15 | E1 |  |  |
| b | 0.19 | 0.30 | e |  |  |
| c | 0.09 | 0.20 | L | 0.45 | 0.75 |
| D | 4.90 | 5.10 |  |  |  |

NOTES:

1. All linear dimensions are in millimeters.
2. Falls within JEDEC MO-15-AB3.

FIGURE 1. Case outline.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | A |


| Case outline $X$ |  |  |  |
| :---: | :---: | :---: | :---: |
| Terminal <br> number | Terminal <br> symbol | Terminal <br> number | Terminal <br> symbol |
| 1 | IN1 | 9 | IN3 |
| 2 | D1 | 10 | D3 |
| 3 | S1 | 11 | S3 |
| 4 | V $_{\text {SS }}$ | 12 | NC |
| 5 | GND | 13 | V $_{\text {DD }}$ |
| 6 | S4 | 14 | S2 |
| 7 | D4 | 15 | D2 |
| 8 | IN4 | 16 | IN2 |

NOTES:

1. $N C=$ No Connect. Do not connect to this pin.

FIGURE 2. Terminal connections.

| Case outline X |  |  |
| :---: | :---: | :--- |
| Terminal |  | Description |
| Number | Mnemonic |  |
| 1 | IN1 | Logic control input. |
| 2 | D1 | Drain terminal. This pin can be an input or output. |
| 3 | S1 | Source terminal. This pin can be an input or output. |
| 4 | V SS $^{2}$ | Most negative power supply potential. |
| 5 | GND | Ground (0 V) reference. |
| 6 | S4 | Source terminal. This pin can be an input or output. |
| 7 | D4 | Drain terminal. This pin can be an input or output. |
| 8 | IN4 | Logic control input. |
| 9 | IN3 | Logic control input. |
| 10 | D3 | Drain terminal. This pin can be an input or output. |
| 11 | S3 | Source terminal. This pin can be an input or output. |
| 12 | NC | No connection. |
| 13 | VDD | Most positive power supply potential. |
| 14 | S2 | Source terminal. This pin can be an input or output. |
| 15 | D2 | Drain terminal. This pin can be an input or output. |
| 16 | IN2 | Logic control input. |

FIGURE 3. Terminal function.

| Input <br> INx | Switch <br> condition |
| :---: | :---: |
| 1 | On |
| 0 | Off |

FIGURE 4. Truth table

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | REV | A | PAGE 8 |



NOTES:

1. Switches shown are for logic 1 input.

FIGURE 5. Functional block diagram.


FIGURE 6. Off Leakage.
FIGURE 7. On Leakage

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | A |



FIGURE 8. Off isolation.


Channel-to-channel crosstalk $=20 \log \frac{\mathrm{~V}_{\text {out }}}{\mathrm{V}_{\mathrm{S}}}$
FIGURE 9. Channel-to-channel crosstalk.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | REV | A | PAGE 10 |



FIGURE 10. On resistance.


Insertion loss $=20 \log \frac{V_{\text {OUT WITH Switch }}}{\mathrm{V}_{\text {OUT }} \text { WITOUT SWITCH }}$
FIGURE 11. Bandwidth


FIGURE 12. THD + Noise

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | A |



FIGURE 13. Switching times.


FIGURE 14. Charge injection.

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | REV | A | PAGE 12 |

## 4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

## 5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
6. NOTES
6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

| Vendor item drawing <br> administrative control <br> number 1/ | Device <br> manufacturer <br> CAGE code | Vendor part number |
| :---: | :---: | :---: |
| V62/12617-01XB | 24355 | ADG1212SRU-EP-RL7 |

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code
24355

## Source of supply

Analog Devices
1 Technology Way
P.O. Box 9106

Norwood, MA 02062-9106

| DLA LAND AND MARITIME <br> COLUMBUS, OHIO | SIZE <br> A | CODE IDENT NO. <br> 16236 | DWG NO. <br> V62/12617 |
| :---: | :---: | :---: | :---: |
|  |  | REV | A |

