													REVIS	SIONS	5							
					LTR					DESC	RIPT	ION				D	ATE			APPI	ROVE	0
					А		Correct the operating tempera section 1.3 and the pin out in s			ature range in section 1.2.2 phn			n	12-09-20			Thomas M. Hess		ess			
							0000				outin	p										
						•									·							
Prepared	in acc	ordon	oo with		V11 2	л												Ma	ondor	itom	drawing	2
riepaieu	in acc	oruan			114.2	4												ve	FILLOI	nem	arawing	9
REV																						
PAGE																						
REV																						
PAGE																						
REV STA	TUS		REV		A	٩	А	А	Α	Α	А	А	А	А	А	Α	Α	А				
OF PAGE	S		PAG	iΕ	1	1	2	3	4	5	6	7	8	9	10	11	12	13				
PMIC N/A	\			PREPA	RED			Nour						~								
						Р	nu H.	Nguy	en			COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil										
Original d	ate of	drawir	ng	CHECK	KED B			N				TITLE MICROCIRCUIT, DIGITAL, LOW CAPACITANCE,										
			ŀ					Nguy	en						CE,							
1	2-04-0)9		APPRO	DVED			6 M. He	ess			LOW CHARGE INJECTION, ±15 V/+12 V CMOS QUAD SPST SWITCHES, MONOLITHIC SILICON										
				SIZE		חס		INT. N	0			-	G NO.		5001		_0, 1					
				A		0	יב וטכ		236				5 110.		١	/62	2/12	261	7			
			•	REV		А	<u> </u>					PAG	GE 1	OF	13							

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance low capacitance, low charge injection, \pm 15 V/+12 V *i*CMOS quad SPST switches microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/12617 Drawing number	- <u>01</u> Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)	
1.2.1 Device type(s).				
Device type	Generic	<u>Ci</u>	rcuit function	
01	ADG1212-EP		nce, low charge injection, ±15 V/+12 V SPST switches	

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	16	JEDEC MO-153-AB	Lead thin Shrink Small Outline Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B C D E Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.		
COLUMBUS, OHIO	A	16236	V62/12617		
		REV A	PAGE 2		

1.3 Absolute maximum ratings. 1/

V _{DD} to V _{SS}	35 V
V _{DD} to GND	-0.3 V to +35 V
V _{ss} to GND	
Analog inputs	$V_{SS} - 0.3 V$ to $V_{DD} + 0.3 V \frac{2}{2}$
	or 30 mA which ever occurs first
Digital inputs	GND - 0.3 V to V _{DD} + 0.3 V <u>2</u> /
	or 30 mA which ever occurs first
Peak current, S or D	100 mA (pulsed at 1 ms, 10% duty cycles max)
Continuous current per channel, S or D	25 mA
Operating temperature range	-55°C to +125°C
Storage temperature range	-65°C to 150°C
Junction temperature	150°C
16 lead TSSOP, θ _{JA} Thermal impedance (4 layer board)	112°C/W
Lead temperature, soldering	

2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

- JEP95 Registered and Standard Outlines for Semiconductor Devices
- J-STD-020 Joint IPC/JEDEC standard for moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices.

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201.)

^{2/} Over voltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/12617
COLUMBUS, OHIO	A	16236	
		REV A	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
- 3.5.4 <u>Truth table</u>. The truth table shall be as shown in figure 4.
- 3.5.5 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 5.
- 3.5.6 Off leakage. The off leakage shall be as shown in figure 6.
- 3.5.7 <u>On leakage</u>. The on leakage shall be as shown in figure 7.
- 3.5.8 Off Isolation. The Off isolation shall be as shown in figure 8.
- 3.5.9 Channel-to-channel crosstalk. The channel-to-channel crosstalk shall be as shown in figure 9.
- 3.5.10 <u>On Resistance</u>. The on resistance shall be as shown in figure 10.
- 3.5.11 <u>Bandwidth</u>. The bandwidth shall be as shown in figure 11.
- 3.5.12 <u>THD + Noise</u>. The THD + Noise shall be as shown in figure 12.
- 3.5.13 <u>Switching times</u>. The switching times shall be as shown in figure 13.
- 3.5.14 <u>Charge injection</u>. The charge injection shall be as shown in figure 14.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/12617
COLUMBUS, OHIO	A	16236	
		REV A	PAGE 4

Test	Symbol	Conditions				mits			Unit
		<u>2</u> /	25	°C	-40°C to	o +85°C	-40°C t	o +125°C	
			Min	Max	Min	Max	Min	Max	
Analog switch	Γ								
Analog signal range	_						V _{DD}	to V _{SS}	V
On Resistance	R _{ON}	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$ See Figure 10	120	TYP					Ω
		V_{DD} = +13.5 V, V_{SS} = -13.5 V		190		230		260	
On Resistance match between channel	ΔR_{ON}	$V_{S} = \pm 10 \text{ V}, \text{ I}_{S} = -1 \text{ mA}$	2.5	TYP 6		10		11	
On Resistance flatness	R _{FLAT(ON)}	V _S = -5V/0 V/+V; I _S = -1 mA	20 1	ГҮР					
	. ,			57		72		79	
Leakage currents (V _{DD} =	+16.5 V, Vss	s = -16.5 V)							
Source off leakage	I _{S(Off)}	$V_{S} = \pm 10 \text{ V}, V_{D} = \mp 10 \text{ V}$	±0.02	TYP					nA
C C	- (-)	See Figure 6		±0.1		±0.6		±1	
Drain off leakage	I _{D(Off)}	$V_{S} = \pm 10 \text{ V}, V_{D} = \mp 10 \text{ V}$	±0.02	TYP					
· ·		See Figure 6		±0.1		±0.6		±1	
Channel on leakage	I _D , I _{S (On)}	$V_{\rm S} = V_{\rm D} = \pm 10 \text{ V}$	±0.02	TYP					
C C		See Figure 7		±0.1		±0.6		±1	
Digital inputs	•			-	-				
Input high voltage	V _{INH}						2.0		V
Input low voltage	VINL							0.8	
Input current	I _{INL} or I _{INH}		0.005	TYP				±0.1	μA
Digital input capacitance	CIN		2.5	TYP					pF
Dynamic characteristics	<u>3</u> /								
	t _{ON}	$R_{L} = 300 \Omega, C_{L} = 35 pF,$	65 TYP						ns
		$V_{S} = 10 V$; See Figure 13		80		95		110	
	toff	$R_{L} = 300 \Omega, C_{L} = 35 pF,$	80 1						
	•011	$V_s = 10 V$; See Figure 13		100		115		135	
Charge injection		$V_S = 0 V, R_S = 0 \Omega, C_L = 1 nF,$ see Figure 14	-0.3			115		155	рС
Off isolation		$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, See figure 8	80 1	ΓYΡ					dB
Channel to channel crosstalk		$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	90 1	ΓYΡ					
Total harmonic distortion + Noise		See figure 9 $R_L = 10 \text{ k}\Omega$, 5 V rms, f = 20 Hz to 20 kHz, See figure 12	0.15	TYP					%
-3 dB bandwidth		$R_L = 50 \Omega$, $C_L = 5 pF$,	1000	TVP					
-3 dB bandwidth		See Figure 11	1000 TYP						MHz
	C _{S(Off)}	V _S = 0 V, f = 1 MHz		1.1					pF
	C _{D(Off)}	-		1.2					
	C_D, C_S (On)			3					
Power requirements (V	_{DD} = +16.5 V,	V _{SS} = -16.5 V)							
	I _{DD}	Digital inputs = $0 \text{ V or } V_{DD}$	0.001	TYP		1.0			μA
	I _{DD}	Digital inputs = 5 V	220			420			г. ·
	I _{SS}	Digital inputs = $0 \text{ V} \text{ or } V_{DD}$	0.001		}	1.0			
See footnote at end of tab	I _{SS}	Digital inputs = 5 V	0.001	ITP		1.0			

TABLE I. <u>Electrical performance characteristics</u>. <u>1</u>/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 5

Test	Symbol	Conditions		Limits					
		<u>4</u> /	25	°C	-40°C to	o +85°C	-40°C to +125°C		
			Min	Max	Min	Max	Min	Max	
Analog switch									
Analog signal range							0 V t	o V _{DD}	V
On Resistance	R _{ON}	$V_S = 0 V to 10 V$, $I_S = -1 mA$ See Figure 10	300	TYP					Ω
		V_{DD} = 10.8 V, V_{SS} = 0 V		475		567		625	
On Resistance match between channel	ΔR_{ON}	$V_{\rm S} = 0$ V to10 V, $I_{\rm S} = -1$ mA	4.5	TYP 12		26		27	
On Resistance flatness	R _{FLAT(ON)}	V _S = -3V/6 V, 9 V/+V; I _S = -1 mA	60 -	TYP					
Leakage currents (V _{DD} =		= 0 V)							
Source off leakage	I _{S(Off)}	$V_{S} = \pm 10 \text{ V}, V_{D} = \mp 10 \text{ V}$	±0.02	TYP					nA
0	0(01)	See Figure 6		±0.1		±0.6		±1	
Drain off leakage	I _{D(Off)}	$V_{\rm S} = \pm 10 \text{ V}, V_{\rm D} = \mp 10 \text{ V}$	±0.02	TYP					
0	2(01)	See Figure 6		±0.1		±0.6		±1	
Channel on leakage	ID, IS (On)	$V_{\rm S} = V_{\rm D} = \pm 10 \text{ V}$	±0.02	TYP					
	2, 0 (0)	See Figure 7		±0.1		±0.6		±1	
Digital inputs	1			-					
Input high voltage	V _{INH}						2.0		V
Input low voltage	V _{INL}							0.8	
Input current	I_{INL} or I_{INH}		0.001	TYP				±0.1	μA
Digital input capacitance	CIN		3 1	ΓYΡ					pF
Dynamic characteristics	<u>3</u> /	-	_						
	t _{ON}	$R_L = 300 \ \Omega, \ C_L = 35 \ pF,$	80 -	TYP					ns
		$V_{S} = 8 V$; See Figure 13		105		125		140	
	t _{OFF}	$R_L = 300 \Omega, C_L = 35 pF,$	90 -	TYP					
		$V_{s} = 8 V$; See Figure 13		115		140		165	
Charge injection		$V_S = 6 V, R_S = 0 \Omega, C_L = 1 nF,$ see Figure 14	0 Т	YP		110		100	рС
Off isolation		$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, See figure 8	80 -	TYP					dB
Channel to channel crosstalk		$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, See figure 9	90 -	TYP					
-3 dB bandwidth		$R_L = 50 \Omega$, $C_L = 5 pF$, See Figure 11	900	TYP					MHz
	C _{S(Off)}	$V_{\rm S} = 0$ V, f = 1 MHz		1.4					pF
	C _{D(Off)}			1.5					
	C _D , C _{S (On)}			3.9					
Power requirements (V		V _{SS} = -16.5 V)	1	1	8		. I		L
`,	IDD	Digital inputs = $0 \text{ V or } V_{DD}$	0.001	TYP		1.0			μA
	50		+	-	I				1

TABLE I. Electrical performance characteristics - Continued. 1/

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

220 TYP

420

<u>2/</u> <u>3/</u> <u>4</u>/ V_{DD} = 15 V ±10%, V_{SS} = - 15 V ±10%, GND = 0 V, unless otherwise noted.


Digital inputs = 5 V

Guaranteed by design, not subject to production test.

 V_{DD} = 12 V ±10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted

Iss

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 6



Dimensions					
Symbol	Millimeters		Symbol	Milli	meters
	Min	Max		Min	Max
А		1.20	E	4.30	4.50
A1	0.05	0.15	E1	6.40) BSC
b	0.19	0.30	е	0.65	5 BSC
С	0.09	0.20	L	0.45	0.75
D	4.90	5.10			

NOTES:

- All linear dimensions are in millimeters.
 Falls within JEDEC MO-15-AB3.

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 7

	Case outline X				
Terminal number	Terminal symbol	Terminal number	Terminal symbol		
1	IN1	9	IN3		
2	D1	10	D3		
3	S1	11	S3		
4	V _{SS}	12	NC		
5	GND	13	V _{DD}		
6	S4	14	S2		
7	D4	15	D2		
8	IN4	16	IN2		

NOTES:

1. NC = No Connect. Do not connect to this pin.

FIGURE 2.	Terminal	connections.


	Case outline X				
Terminal		Description			
Number	Mnemonic				
1	IN1	Logic control input.			
2	D1	Drain terminal. This pin can be an input or output.			
3	S1	Source terminal. This pin can be an input or output.			
4	Vss	Most negative power supply potential.			
5	GND	Ground (0 V) reference.			
6	S4	Source terminal. This pin can be an input or output.			
7	D4	Drain terminal. This pin can be an input or output.			
8	IN4	Logic control input.			
9	IN3	Logic control input.			
10	D3	Drain terminal. This pin can be an input or output.			
11	S3	Source terminal. This pin can be an input or output.			
12	NC	No connection.			
13	V_{DD}	Most positive power supply potential.			
14	S2	Source terminal. This pin can be an input or output.			
15	D2	Drain terminal. This pin can be an input or output.			
16	IN2	Logic control input.			

FIGURE 3. Terminal function.

Input	Switch
INx	condition
1	On
0	Off


FIGURE 4. Truth table

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 8



NOTES:

1. Switches shown are for logic 1 input.









FIGURE 6. Off Leakage.







DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 9












Channel-to-channel crosstalk = 20 log $\frac{V_{OUT}}{V_S}$



DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 10







 $Insertion \ loss = 20 \ log \frac{V_{OUT} WITH \ Switch}{V_{OUT} WITOUT \ SWITCH}$

FIGURE 11. Bandwidth





FIGURE 12. THD + Noise

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 11








FIGURE 14. Charge injection.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 12

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>http://www.landandmaritime.dla.mil/Programs/Smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/12617-01XB	24355	ADG1212SRU-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices 1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12617
		REV A	PAGE 13